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Abstract 
In the high voltage dc-dc boost converters, the energy transmission modes are divided into 
continuous conduction mode (CCM) and discontinuous conduction mode (DCM). In addition, these modes 
are also divided into two different modes: complete inductor supply mode (CISM) and incomplete inductor 
supply mode (IISM). In this paper, the operation of the boost dc-dc converter with high voltage gain is 
analyzed. Firstly, the energy transmission process between CCM and DCM is analyzed. Then, this 
process is investigated between IISM and CISM. Moreover, the critical inductance between CCM and 
DCM in addition to CISM and IISM is calculated. Finally, in order to verify the presented theoretical issues, 
the simulation results in EMTDC/PSCAD software program are used. 
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1. Introduction 
DC–DC converters are able to convert the dc input voltage level from a specific level to 
a desired output voltage level. The dc-dc converters could be used where the variable dc 
voltage sources are required. These converters are used in several applications such as 
distributed generation sources, power factor modification, control of the electrical machines and 
portable devices. The high voltage gain dc-dc converters are also used in fuel cell energy 
converter systems, photovoltaic energy converter systems and backup battery systems in UPS 
[1-6]. The boost dc-dc converter is a kind of converters that are suitable for approaching higher 
voltage ratings. The power switches, rectification diodes, equivalent series resistance of 
capacitors and inductances limit the high voltage gain. Up to now, different boost dc-dc 
converters have been presented in literature such as fly back ZCS-PWM [7]. The high voltage 
stress, which is made by the inductance leakage flux, is the main disadvantage of this 
converter. The transformerless boost converter is the other structure of the dc-dc converters [8]. 
The low size and weight are two main advantages of this converter in comparison with the 
converters including transformer. This converter consists of the simple structure but it includes 
of several disadvantages. In this converter, when the switches are turned on three power 
devices conduct while the switches are turned off two of power devices conduct. The high 
voltage stress of power switches is the other disadvantages of this converter that is equal to the 
output voltage.  
A new converter that has been presented in [9] consists of simpler structure and lower 
cost. In this converter, when the switches are turned on two power devices conduct while the 
switches are turned off a power device conduct. In addition, the switching losses and voltage 
stress on the power switches are lower than the output voltage. Moreover, the amount of the 
current stress is same the previous structure. The voltage stress on active switches are selected 
based on the value of the nominal voltage and small resistance level when are turned on. In the 
high voltage boost dc-dc converters, the energy transmission modes are divided into CCM and 
DCM. The CCM is divided into CISM and IISM. In CISM, the minimum value of the inductance 
current is higher than the output current. In other word, the dc source not only supplies the 
output current but also provides the required current for charging the capacitor. In IISM, the 
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minimum current value of each inductance is lower than the load current. There is no CISM in 
DCM and the converter is only operates in IISM.  
In this paper, first the energy transmission process in CCM and DCM of the presented 
topology in [9] is analyzed and then this process between CISM and IISM is investigated. In 
addition, the voltage gain is calculated in CCM and DCM. Then, the value critical inductance 
between CCM and DCM in addition to CISM and IISM is calculated. Finally, the accuracy of the 
theoretical issues is reconfirmed through the simulation results. 
 
 
2. The Energy Transmission Process in CCM and DCM 
Figure 1 shows the high voltage boost dc-dc converter that has been presented in [9]. 
The converter that is shown in Figure 1 consists of two different CCM and DCM as same as 
conventional dc-dc converters. The operating modes in a dc-dc converter could be divided 
based on the values of the input voltage, duty cycle and inductance of the converter. In this 
paper, the operating modes of the converter are determined based on the value of the 
inductance. By comparing the load current and the minimum current of the inductances 1L  and 
2L , the CCM is divided into CISM and IISM modes. The differences between these two modes 
are determined by the value of the critical inductance. 
 
 
 
 
Figure 1. The boost dc-dc converter presented in [9] 
 
 
2.1. Energy Transmission Process in CCM 
In CCM the current of inductance is existed continuously in all time. The energy 
transmission process in CCM based on the minimum value of the inductance current )( LVI  and 
load current )( oI  is divided into two main groups; CISM when oLV II   and IISM when oLV II  . 
 
1). Complete Inductor Supply Mode (CISM) 
In CISM, the minimum value of each inductor current is higher than the value of the load 
current. The energy transmission process is analyzed into two time intervals. The first one is the 
time that the switch is turned on ( onT ) and the second one while the switch is turned off ( offT ). 
In the time interval of onT , by turning on the switches 1S  and 2S , the diodes of 0D  and 1D  are in 
reveres and direct connection, respectively. Figure 2(a) indicates this state. It is pointed out that 
the values of the inductances are considered equal. As shown in Figure 2(a), the voltages of the 
inductances 1L  and 2L  are equal to each other that are equal to the input voltage. In addition, 
by turning on the switches, the current of the inductances 1L  and 2L  are linearly increased to 
their maximum values that are indicated in Figure 3(a). In this time interval, according to the 
state of 0D , the capacitor 0C  supplies the load energy lonely that leads to reduce the voltage of 
the capacitor from maximum to its minimum value linearly. In addition, because of the parallel 
connection of the capacitor 1C  and input voltage ( )iV , this capacitor is charged to iV . In the 
time interval of offT , by turning off the switches 1S  and 2S , the diodes 0D  and 1D  are in direct 
and reveres connection, respectively. Figure 2(b) indicates this state. As shown in Figure 2(b), 
the inductances 1L  and 2L  are connected in series and so their current are equal to each other. 
Therefore, the current of the inductances are considered LLL iii  21 . In this time interval, the 
inductance supplies the load and capacitor and so the capacitor is charged. Therefore, by 
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discharging the inductance, its current is decreased from LPI  to LVI  that is shown in Figure 
3(a). In addition, the value of the capacitor current is equal to oLc Iii   therefore, the capacitor 
current is also reduced by decreasing the inductance current. This reduction of the capacitor 
current is continued until 3t . In the time interval of 1 3( )t t , the value of the capacitor voltage is 
increased from cvV  to cpV  that is equal to its maximum value. In addition, the voltage of the 
capacitor 1C  is constant and equal to iV  because the capacitance value of 1C  is considered 
high enough. 
 
 
 
(a) 
 
(b) 
  
 
(c) 
 
(d) 
 
Figure 2. The operating mods of the converter; (a) onT ; (b) offT  while L oi I ; (c) offT  while L oi I ; 
(d) offT  while 0Li   
 
 
(a) 
 
(b) 
 
(c) 
 
Figure 3. Voltage and current waveforms; (a) CISM-CCM; (b) IISM-CCM; (c) IISM-DCM 
 
 
2). Incomplete Inductor Supply Mode (IISM) 
In IISM, the minimum value of each inductor current is lower than the value of the load current. 
The analysis of this operating mode is as same as CISM and is divided into two time interval of 
onT  and offT . The waveforms of the inductances voltage, inductances current, capacitor current 
and output voltage in IISM are shown in Figure 3(b). The analysis of the converter in the time 
interval of onT  is as same as CISM by the differences that the primary value of the inductance 
current and output voltage in IISM is differ from CISM. The energy transmission process in the 
time interval of offT  is divided into two states. 
First state: This state consists of the time interval of 1 2( )t t . As shown in Figure 2(b), in this 
time interval, the inductance current supplies the load current and charges the capacitor. 
Therefore, by decreasing the inductance current based on the equation oLc Iii  , the 
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capacitor current of 0C  is also reduced. At 2t , the capacitor current of 0C  will be equal to zero 
when the inductance current is equal to load current. 
Second state: This state consists of the time interval of 2 3( )t t . In IISM mode and in the time 
interval of 2 3( )t t , by decreasing the inductance current, the capacitor current of 0C  is also 
reduced based on the equation of oLc Iii   until 3t  that its value will be equal to oLV II   
because the minimum value of the inductance current is lower than the load current. This state 
is shown in Figure 2(c). As shown in Figure 2(c) and in the time interval of 2 3( )t t , the capacitor 
voltage of 0C  is reduced by discharging the energy of the capacitor. 
 
2.2. Energy Transmission Process in DCM 
In DCM, the value of the inductance current is equal to zero in a time interval and is 
apposite of zero in another time interval. Therefore, the value of the inductance current is lower 
than the value of the load current. As a result, there is no CISM in DCM and the converter 
operates only in IISM. In DCM, the waveforms of the inductances voltage, inductances current, 
capacitor current of 0C  and output voltage are shown in Figure 3. As same as CCM, the 
operating of the converter in DCM is investigated into two time intervals onT  and offT . The 
energy transmission process is as same as CCM when the switches are turned on. The 
operating analysis of the converter in the time interval of offT  is divided into three time intervals 
as follows: 
First state: This state consists of the time interval of 1 2( )t t . This state is indicated in Figure 
2(b). As shown in this figure, the inductance supplies the load current in addition to charge the 
capacitor, therefore, by discharging the inductances, their current are reduced and so the 
capacitors current are also decreased based on the equation oLc Iii  . In 2t , the capacitor 
current will be equal to zero when the inductance current is equal to the load current. At this 
time interval, the capacitor voltage is also increased because it is charged. 
Second state: This state consists of the time interval of 2 2( )at t . In this time interval, by 
decreasing the inductance current, the capacitor current of 0C  is also reduced based on the 
equation oLc Iii  . This state is indicated in Figure 2(c). As shown in Figure 2(c), the 
inductances and the capacitor of 0C  supply the load energy because in this time interval the 
minimum value of inductances current are lower than the load current as same as IISM-CCM. At 
at2 , the current of the capacitor 0C  will be equal to )( oI  because the inductances current are 
equal to zero. 
Third state: This state consists of the time interval of 2 3( )at t . In this time interval, the 
capacitor 0C  only supplies the load energy because the values of the inductances current are 
equal to zero. This state is indicated in Figure 2(d). As shown in Figure 2(d), the current of the 
capacitor 0C  is equal to )( oI  and by discharging the capacitor 0C , its voltage is linearly 
reduced. 
 
 
3. Voltage Gain Calculation in CCM and DCM 
The voltage gain is one of the most important parameters in analysis of the dc-dc 
converters that indicates the relation between output and input voltage. The voltage gain of the 
converter is written based on the duty cycle of the converter and other parameters of the 
converter. For the converter shown in Figure 1, the value of the inductances 1L  and 2L  are 
considered equally and are shown by L . The duty cycle of the converter is written as follows: 
 
T
TD on          (1) 
 
It is resulted from above equation that: 
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T
T
D off1          (2) 
 
3.1. Voltage Gain in CCM 
The voltage gain in CCM is obtained from the voltage balance law of the inductance as follows: 
 
0)(1
0
T L dttvT          (3) 
 
According to Figure 2(a) and based on the Kirchhoff voltage law, the voltage magnitude of each 
inductance in the time interval of onT  is equal to: 
 
inLLL Vvvv  21         (4) 
 
In this time interval, because of the same value of the inductances it could be written: 
 
LLL iii  21          (5) 
 
In the time interval of offT  as shown on Figure 2(b), the equation (5) is valid because the series 
connection of the inductances. By using the Kirchhoff voltage law in the shown circuit in Figure 
2(b) and based on the magnitude of the capacitor voltage that is equal to iV , the below equation 
is written: 
 
1 2
2
2
i o
L L L
V Vv v v            (6) 
 
Based on equation (1) and by considering offon TTT  , the (3) is rewritten as follows: 
 
0)()(1
)1(
00




 
 TD
L
DT
L dttvdttvT
       
(7) 
 
By replacing (4) and (6) into (7), the voltage gain in CCM is calculated a follows: 
 
DV
V
i
o
 1
2          (8) 
 
3.2. Voltage Gain in DCM 
The voltage gain in DCM is obtained from the current balance law of the capacitor as follows: 
 
0)(1
0
0
T c tiT          (9) 
 
According to Figure 3 and in the time interval of onT , the capacitor current is equal to )( oI . As 
shown in this figure, the time interval offT  is divide into two time intervals 1 2( )at t  and 2 3( )at t . 
In the time of 1 2( )at t , by assuming 01 t  (the new time offset ) the capacitor current will be 
equal to: 
 
oLP
oi
c IItL
VVti 
2
2
)(
0
       (10) 
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In (10), the LPI  is the maximum value of the inductance current and the primary value of the 
inductance current in 1 3( )t t . According to Figure 3, the current value of the capacitor 0C  in the 
time interval of 2 3( )at t  is equal to )( oI . By considering )( 212 TDtt a   and based on (1), (9) 
could be rewritten as follows: 
 
0)()()(1
)1(
000
2
0
2
00




 
 TDD
c
TD
c
T
c dttidttidttiT
on
     (11) 
 
Therefore, the maximum value of the inductances current is calculated as follows: 
 
Lf
DVI iLP           (12) 
 
when f  is the switching frequency. 
According to the facts that the average value of the inductance voltage in a switching period is 
equal to zero, in DCM, the value of 2D  is calculated as follows: 
 
io
i
VV
DVD
2
2
2           (13) 
 
In DCM, the voltage gain is equal to: 
 
Lf
RD
V
V L
i
o
2
11          (14) 
 
 
4. Calculation of Critical Inductance 
It is pointed out that the operating modes of the converter are determined based on the 
value of the inductances current and this value is depends on the value of the inductances. 
Therefore, in order to calculate the critical inductance between different operating modes, the 
equations of the inductances current have to be calculated. 
 
4.1. Critical Inductance Calculation between CCM and DCM 
The minimum value of the inductance current between CCM and DCM is equal to zero. 
Therefore, the value of the critical inductance between CCM and DCM is obtained by calculation 
the value of LVI  versus the inductance while it is equalized to zero. In the time interval 1(0 )t , 
the inductance current is obtained as follows: 
 
LV
i
L ItL
Vti )(          (15) 
 
By replacing the margin conditions in (15), it is resulted: 
 
LV
i
LP ItL
VI           (16) 
 
The value of the LPI  is obtained based on the capacitor current balance law as follows: 
 
 T c dttiT
0
0)(1
0
         (17) 
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As shown in Figure 3, (17) is divided into two time intervals of onT  and offT . In the time interval 
of onT , the current value of the capacitor 0C  is equal to oI  and at the time interval of offT  by 
assuming 01 t  it is equal to: 
 
oLc Ititi  )()(0          (18) 
 
In (18), )(tiL  is the current of each inductance in the time interval of offT . By considering 01 t  
as the new time offset and by solving (18), the value of the inductance current in the time 
interval of offT  is calculated as follows: 
 
LP
oi
L ItL
VVti 
2
2
)(         (19) 
 
By replacing (19) into (18) and (17), the maximum and the minimum value of the inductance 
current are obtained as follows: 
 


  Lf
DDR
D
II LoLP 4
)1(
1
1        (20) 
 


  Lf
DDR
D
II LoLV 4
)1(
1
1        (21) 
 
The value of the critical inductance is obtained when 0LVI   as follows: 
 
22
3
( 2 )(1 )
4
L i o iL
C
o
R V V VR D DL
f fV
        (22) 
 
The converter is in CCM when CL L  and is in DCM while CL L . 
 
4.2. Calculation of Critical Inductance between CISM and IISM 
The minimum value of the inductance current between CISM and IISM is equal to the load 
current. Therefore, the critical inductance between CISM and IISM are equal to: 
 
22
2
(1 )
4
L iL
K
o
R VR DL
f fV
          (23) 
 
The converter is in CISM when KLL   and is in IISM while KLL  . Therefore: 
 
D
LL CK           (24) 
 
By considering 10  D , it is resulted that CK LL  . Therefore, the operating modes of 
converter could be divided into three different modes. These divisions are shown in Figure 4. As 
shown in this figure, the operating modes are as follows: 
CISM-CCM: in this mode KLL   and oLV II   
IISM-CCM: in this mode KC LLL   and oLV II   
IISM-DCM: in this mode CLL   and oLV II   
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Figure 4. The operating modes versus LVI  and L  
 
 
For a dc-dc converter in the different operating conditions, the values of the input voltage and 
load resistance could be changed between two minimum and maximum values. Based on (22) 
and (23), it is clear that the values of CL  and KL  are depends on the values of the input voltage 
and load resistance. The value of iV  could be changed between min,iV  to max,iV  and the value of 
load resistance between min,LR  to max,LR . Therefore, the operating region of the converter is a 
rectangular (ABCD) in the page of iL VR   as shown in Figure 5. By changing the values of iV  
and LR , the values of CL  and KL  are changed that lead to change the operating mode of the 
converter versus a specific value of the inductance. Figures 5(a) and 5(b) show the operating 
region of the converter in different operating modes versus CL  and KL  in the page of iL VR  . It 
is important to note that in Figure 5, the value of CL  and KL  are considered 
3max,2min,1 CCCCC LLLLL   and 3max,2min,1 KKKKK LLLLL  . 
 
 
 
 
Figure 5. Different operating modes in the page of L iR V ; (a) CCM and DCM; (b) CISM and 
IISM 
 
 
It is pointed out that the points A and C in Figure 5 are the points that the minimum and 
maximum values of the critical inductances are obtained based on them, respectively. The 
minimum and maximum values of critical inductance are equal to: 
 
3
min,
2
min,min,
min,
)2(
o
ioiL
C
fV
VVVR
L
        (25) 
 
3
max,
2
max,max,
max,
)2(
o
ioiL
C
fV
VVVR
L
       (26) 
 
2
2
min,min,
min,
o
iL
K
fV
VR
L          (27) 
 
2
2
max,max,
max,
o
iL
K
fV
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L          (28) 
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L
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It is obvious from Figure 5(a) that the converter is in CCM when max,CLL  , which is indicated 
by 3CL  and is in DCM while min,CLL  , which is indicated by 1CL  in the figure. In addition, when 
max,min, CC LLL  , according to max,min, iii VVV   and max,min, LLL RRR  , by considering the 
specific values of LR  and iV , the converter will be in CCM when CL L  and will be in DCM 
while CL L , which is shown by 2CL  in Figure 5(a). Moreover, if max,KLL  , the converter is in 
CISM which is indicated by 3KL  and if min,KLL  , the converter will be in IISM, which is 
indicated by 1KL  in Figure 5(b). For the states that K,min K,maxL L L  , according to 
max,min, iii VVV  , max,min, LLL RRR   and based on considering the specific value of LR  and iV
, the converter is in CISM when KL L  and will be in IISM while KL L , which is indicated by 
2KL  in Figure 5(b). 
 
 
5. Simulation Results 
The correct performance of the presented high voltage dc-dc converter that is shown in 
Figure 1 is verified through simulation results in different operating modes. The simulation 
results are obtained by EMTDC/PSCAD software program. The values of the main parameters 
of the converter are summarized in Table I. Considering (25) to (28) and Table I, the values of 
the inductances and capacitance are obtained as shown in Table II. 
 
 
Table 1. The Main Parameter of The 
Converter 
Values  Parameters 
kHz 100  f  
10 14V V  iV  
90 250    LR  
45V  oV  
50 F  1C  
 
Table 2. The Value of The Inductances and 
Capacitance of Converter 
21.6 H  ,minCL  
86.24 H  ,maxCL  
36 H  ,minKL  
196mH  ,maxKL  
 
 
According to Table I, the values of input voltage and load resistance are selected 12iV V  and 
150LR   , respectively. By replacing these values in (22) and (23), the critical inductances are 
equal to 44.93CL H  and 86.4KL H . 
Figure 6 shows the output voltage and inductance current waveforms versus different values of 
inductances. As shown in Figure 6(a), by considering 25L H , the converter is in IISM-DCM 
because this value is lower than the critical inductance ( 44.93CL H ). In addition, if the value 
of the inductance is selected 70L H , the converter is in IISM-CCM because the selected 
value is between 44.93CL H  and 86.4KL H  (Figure 6(b)). When the value of the 
inductance is selected HL 95 , the converter is in CISM-CCM because the selected value is 
higher than 86.4KL H  (Figure 6(c)). As it is obvious from Figure 6, the simulation results 
reconfirm the shown waveforms in Figure 3. 
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(a) (b) (c) 
 
Figure 6. The simulation results of the converter in different operating modes; (a) IISM-DCM; (b) 
IISM-CCM; (c) CISM-CCM 
 
 
6. Conclusion 
In this paper, the transformerless boost dc-dc converter with high voltage gain that is 
presented in [9] is analyzed. The mathematical equations for different operating modes are 
calculated. The different operating modes in dc-dc converter are determined by the value of the 
inductance. By comparing the minimum value of inductance current and load current the CCM is 
divided into two modes CISM and IISM that the border of these two modes are determined by 
the value of the critical inductance. There is no CISM in DCM and the converter is only operates 
in IISM. In other words, the operating modes of the high voltage boost dc-dc converter are 
divided into three operating modes: CISM-CCM, IISM-CCM, and IISM-DCM. In CISM, the 
minimum current value of each inductance is higher than the load current and in IISM the 
minimum current value of each inductance is lower than the load current. For the high voltage 
boost dc-dc converter in different operating modes, the values of the input voltage and load 
resistance could be changed between two minimum and maximum values and the value of the 
critical inductances is depends on the value of the input voltage and load current. Finally, the 
accuracy performance of the theoretical issues is reconfirmed by the simulation results in 
EMTDC/PSCAD software program. 
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